Design of Serial-Serial Multiplier based on the Asynchronous Counter Accumulation
نویسندگان
چکیده
منابع مشابه
An Efficient Bit Rate Performance of Serial-serial Multiplier with 1’s Asynchronous Counter
Traditional Serial-Serial multiplier addresses the high data sampling rate. It is effectively considered as the entire partial product matrix with n data sampling cycle for n×n multiplication function instead of 2n cycles in the conventional multipliers. The existing Serial-Serial multiplier is the first bit serial structure. Newly developed serial-serial multiplier design is capable of process...
متن کاملEight Bit Serial Triangular Compressor Based Multiplier
This paper proposes a novel and area efficient bit serial multiplier architecture in which both the multiplier and multiplicand are processed in real time. The major advantage of proposed multiplier is the bit serial data which results in reduced area and simple circuitry, the use of compressor enables us to get bit serial out put every clock cycle. The proposed architecture is best suited for ...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. 
The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...
متن کاملDigit-serial Multiplier Design Using Skew-tolerant Domino Circuits
A novel connection between digit-serial computing and skewtolerant domino circuit design is developed and applied to the design of unsigned and signed multipliers. In our design methodology, a multiplier having a digit size of bits is naturally and efficiently mapped into a skew-tolerant domino implementation using overlapping clock phases. In order to demonstrate the performance advantage of o...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Applications Technology and Research
سال: 2014
ISSN: 2319-8656
DOI: 10.7753/ijcatr0304.1013